¶llvm::ScheduleDAGMI* createGenericSchedPostRA(
    llvm::MachineSchedContext* C)

Description

Create a generic scheduler with no vreg liveness or DAG mutation passes.

Declared at: llvm/include/llvm/CodeGen/MachineScheduler.h:1092

Parameters

llvm::MachineSchedContext* C